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tor in the PNPN circuit. Delayed output pulses of either 
The invention described herein may be manufactured polarity may also be obtained from the described cirait, 
and used by or for the Government of the United States As the serniconductor devices in the circuit are initially 
of America for governmental purposes without the pay- 15 not drawing any appreciable currenk the qpiescent power 
ment of my royalties thereon or therefor. drain is essentially zero. The invention embodid in thei 
The p~esent invention relates to relaxation oscillator described circuit also allows high values of resistance to 
circuits and more particularly to an improved semicon- be selected for the timing circuit in order to obtain1 
ductor monostable multivibrator that generates a long long time constants without resulting in a free mnming' 
time step function gate with good leading and trailing 20 mode of operation. 
edges as well as prwiding a delayed pulse of either It is an object of the present invention to provide an 
polarity. improved semiconductor multivibrator circuit. 
As is known, triggered circuits operating in a mono- Another object of the invention is the pmvision of 
stable mode have two operating regions of which one, improved monastable multivibrator having an ultra long 
often termed the quiescent operating point, is stable. A 25 time delay in the quasi-stable operating state. 
trigger pulse applied to the circuit causes the operating Still another object of this invention is to provide an 
p i n t  to shift from the stable region to the second region. improved monostable multivibrator capable & genera(ing 
The operating point then remains in the second region a long time pulse having good leading and trailing edge 
for a period of time which is determined [by the time characteristics. 
constants associated with the circuit element.. After this 30 A further object of the invention is the provision of 
period d time the operating point of the circuit relaxes an improved monostable multivibrator circuit capable of 
i k k  to the stable state. A monostable multivibrator is producing delayed pubes of either polarity. 
an exmple of such a triggered circuit. Another object of the invention is the provision of an 
In many applications wherein monostable multivibra- improved monostable multivibratol capable of generating 
tors are utilized, the source of power available for circuit 36 a long time pulse as well as sirnultanwsly prducing 
operations is severely limited. This has led to the wide- delayed pulses of either polarity. 
spread use, in those circuits, of low power drain corn- A still further object of this invention is t~ provide 
pnents such as transistors and other semiconductor ele- a time delay circuit having improved operating character- 
ments. mnventional transistor nonostable multivibra- istics over a wide range of mlbient tempmature m d i -  
tors that aperate 'cis noted above, usually contain two 40 tions. 
transistors, one of which is always turned "on," i.e., in a Yet another object of the invention is arn h p r w e d  
high conduction state. Therefore, even in the quiescent multivibrator especially suitable fvr now lgaurer @dim-  
oprating point there is a noticeable drain on the power tion, such as required in space satellites. 
supply. In applications where the power supply is lirn- A further object of the present invention is the ma. 
ited, such as in b a e r y  powered or even s01w p ~ w m  aug- 45 vision of an ~ P ~ Q V &  momstable multivihtos with 
mented space satellites, the quiescent paver drain ex- essentially zero quiescent power drain. 
perienced with conventional circuits is considered in- It is still a further object of the present invention +m 
tolerable. provide a triggered circuit which generates a long h e  
Other problems associated with the design of mono- pulse when triggered by an incoming signal and which 
stable dtivibrators which generate long time pulses 50 rapidly resets itself after generating this pulse. 
of the large value of resistance that is used Other objects t d  advantages of the invmtion w i l l  here- 
g circuits to achieve a long time delay. For inafter lbecome fully apparent frm the blollowhg &scrip- 
values of resistors over 100,000 ohms, am- tion of the annexed drawings which illustrate a p n f e d  
bient temprature variations may change the value of s m w i n e n t  and wherein FIG. 1 is a schematic showing 
these resistors si@fioantly, not only changing the timing 55 of one monostable multivibrator embodying the M&ples  
fly causing the multivibrator lo of this invention. 
mode. In  certain applications FIG. 2 is a graph illustrating the voltages at various. 
ed by selecting a hisher value mints in the circuit of FIG. 1; and 
of c a ~ c i b n c e .  However, this solution is often imprac- FIG. 3 is a block diagram of one possible intemnnec- 
tical due to space and cost limitations. Furthermore, 60 tion of two monostable multivibratom of the type de- 
wken long time pulses are to be generated from conven- scribed in FIG. 1. 
ultivibrabr circuits, a e r e n a y  paor Referring now to FIG. 1, a circuit arrangement incor- 
edges of the output gate are obtained. porating principles of the invention is illustrated as includ- 
se of the present invention is to pro- ing a trigger pulse generator 100 for prducing a pulse 
vide an irnproved semiconductor momtable multivibra- 65 102 which is applied to the gate electrode 26 of semi- 
tor wEch -braces all the advanhages of sinailarb ern- conductor element 20 through a coupling capacitor 21. 
ploy& rndtivibrators and possesses none of the Element 20 may be any semiconductor which exhibits 
d e s ~ r i M  disadv-ges. To obtain this, the in thyratron-like properties, in that it can be converted from 
includes in orme embdmenG la circuit arrangement a first state of no current flow to a second state of high 
H i n g  a three te PNPN switch which has ' cumnt flow by a control signal of small amplitude and 
--like propdes. The P W N  s ~ t c h ,  when duration. 
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Semiconductor element 20, for examp:e, may be a three current flows in the N-type material and heavy hole cur- 
terminal PNPN switch having electrodes located at the rent flow occurs in the P-type material. 
end P, middle P, and the end N regions. This switch For a more detailed description of the construction and 
blocks current flow when the end N region is positive characteristics of a double base diode which may be 
with respect to the end P region. If the end P region is 5 utilized in this invention reference should be made lo 
positive with respect to the end N region, current is also either the "Principles of Transistor Circuits" edited by 
blocked until a control signal is applied between the mid- R. F. Shea and published in 1953 by John Wiley and 
dle P region and the end N region. Upon the applica- Sons, kc., of New York, or "An Introduction to Semi- 
tion of a control signal to the middle P region the switch conductors" by W. C. Dunlap, Jr., pages 365 to 367 also 
is placed in a conducting state. As is typical thyratron 10 published by John Wiley and Sons, Inc. 
operation, conduction can be stopped by reducing the po- In FIG. 1 the unijunction transistor or double base 
tential applied to the switch below a critical value. In diode 40 is symbolically shown as having a base-one 
FIG. 1, semiconductor element 20 is symbolically illus- electrode 42, a base-two electrode 44 and an emitter elec- 
trated wherein !the end P region is the anode electrode trode 46. The base-two electrode is connected through 
22, the end N region is the cathode electrode 24, and the 15 a bias resistor 48 to the cathode of diode 34 and to the 
middle P region is the gate electrode 26. charging resistor 36. The base-one electrode 42 is con- 
While only so much of the operation as is necessary nected 'to a load resistor 50 which has its other end 
to an understanding of the invention has been set forth, grounded and is also connected to the base 16 of transistor 
further explanation of the operation of a PNPN switch 10 through a coupling capacitor 54. The emitter elec- 
of the type described above can be found in an article 20 trode 46 of the double base diode is connected to the junc- 
entitled "The Medium Power Silicon Controlled Recti- tion 37 between the resistor 36 and the capacitor 38 of 
fier" by D. K. Bison, pages 166 to 171 of the 1958 IRE the charging circuit. The other side of the capacitor 38 is 
Wescon Convention Record, Part 111, Electron Devices, connected to ground or the negative terminal of the 
or in the Proceedings of the IRE, Volume 46, page 12L6 power supply. 
to 1239, June 1958, in an article entitled "Multiterminal 25 In operation, transistor 10 is initially biased so that the 
PNPN Switches." lit will be understood that semicon- internal emitter-collector circuit is in a low internal im- 
ductor element 20 need not be of the specific type afore- pedance or high conduction wndition. Thus, B+ is a p  
mentioned, but may be any semiconductor element which plied to semiconductor element 20. Although transistor 
exhibits thyratron-like properties. 10 is "on" in the quiescent period, no appreciable current 
The anode electrode 22 of element 20 is connected to 30 flows therethrough as the load for transistor 10 is the 
a positive supply voltage through the transistor 10. Tran- semiconductor element 20 which is initailly nonconduct- 
sistor 10 has i ts emitter 12 connected to a positive sup- ing. However, upon the application of 'trigger pulse 102 
ply voltage and its collector 14 connected to the anode to the gate electrode 26 of the element 20, element 20 be- 
electrode 22 of element 20. A bias resistor 18 is con- gins to and continues to conduct heavily. The voltage 
nected between the base 16 of transistor 10 and ground 35 developed across the load resistor 30 is applied across the 
or to the negative terminal of the supply source. The base electrodes of the double base diode 40 and to the 
external circuit of semiconductor element 20 is completed resistor-capacitor charging circuit. 
by a load resistor 30 connected to the cathode electrcde The application of this voltage to the timing circuit 
24 and a resistor 28 located between the cathode electrode charges the capacitor 38 until it reaches the breakdown 
24 and the gate electrode 26. A positive voltage shown 40 voltage of the double base diode 40. The capacitor 38 
as 104 in FIG. 1 is obtained across load resistor 30 when then rapidly discharges throuzh the emitter 46  and base- 
the switch 20 is turned "on" to conduct current heavily. one electrode 42 of the dogble base diode and the load 
This voltage is applied to a timing circuit which com- resistor 50. The timing of the circuit is thus determined 
prises a resistor 36 and capacitor 38 charging circuit, and the time it takes the capacitor 38 to charge to the 
a double base diode or unijunction transistor 40 volt- 45 breakdown potential of the double base diode 40. 
age controlled discharge circuit. A diode 34 having its The psitive pulse 108 obtained across the load resistor 
anode connected to the cathode electrode 24 of sernicon- $50 is coupled to the base 16 of transistor 10 to momen- 
ductor element 20 and its cathode connected (to the re- tarily bias this transistor open, that is, 60 place its inter- 
sistor 36 is provided to insure that the current flow will nal emitter-~~llector circuit in its high impedance or low 
be only in the desired direction. 50 conduction condition. This action effectively removes 
The double base diode or unijunction transistor 40 may the B-k Potential that is applied to the electrode 22 of the 
consist of a bar of semiconducting material which has dement 20 and effectively stops the current flow through 
base electrodes 42, 44 affixed to either end of the bar. A this element until a subsequent trigger pulse is applied to 
rectifying junction region having an electrode 46 is formed electrode 26. The voltage across load resistor 30 is 
by any suitable process at one face of the semiconductor 55 sharply cut off when the element 20 stops conducting 
bar between the two electrodes. The region between which results in a long time pulse 104 being generated 
junction electrode 46 and the electrode 42 is generally across load resistor 30. Delayed output pulses 106 and 
referred to as the "base-one" region and that between elec- 108 of either ~ l a r i t y ,  as shown in FIG. 1, may be de- 
trode 46 and electrode 44 as the "base-two" region. rived from !the base electrodes of the double base diode 
The bar may consist of an N-type material such as go 4@ when this diode breaks down and the capacitor 38 rap- 
gemanium, silicon or the like and a P-type pellet or idly discharges therethrough. 
dot, which may be of indium or  other suitable material, One example of circuit components which have proven 
fused or otherwise formed on the bar to produce a broad themselves useful in constructing a specific monostable 
area PN rectifying junction. The operation of such a multivibrator of the type described are as follows: 
double base diode is well known and will be explained 65 Resistor 18 -,-,-----,. 100Ks 
only briefly. 
19 voltage applied to the two base electrodes establishes lResistor "---------- 4.7K. 
a voltage gadient in the bar of N-type semiconductor Resi?tor 30----------- 4.7K. 
material. If a voltage is applied to the P material that Resistor 36----------- 470K- 
is less then the voltage gradient of the N material oppo- 70 Resistor 48----------- 470 ohms. 
site the P material, the PN junction is reversed bias and Resistor 50---,,-----. 100 ohms. 
the only current flowing is the reverse bias current. How- Capacitor 21-------,- .Wlfif. 
ever, if the voltage applied to the P material is made Capacitor 38--------- 6 8 ~ f .  
greater than the voltage gradient opposite P material, the Capacitor 54--------- .Olpf. 
PN junction becomes forward bias and heavy electron 75 Transistor 10--------- 2N328A. 
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Transistor 2@---- 2N1595 manufactured by Texas and 104b is generated by each multivibrator for each 
Instruments, Inc., o r  3A31 trigger pulse 102 that is generated by trigger pulse gener- 
manufactured by Solid Prod- ator 100. 
ucts, Inc. The above described circuits are intended merely as 
' Transistor 40--------. 2N489 manufactured by General 6; illustrative embodiments of the invention. Numerous 
Electric Co. other advantages, applications and modifications of the 
A circuit using these components, with a positive sup- invention will be apparent to those skilled in the art and are intended to be included within the scope of the in- ply of IS generates a dep function vention. For example, particular types of transistors having a length Of a ~ ~ r o x i m a t d ~  forty seconds. The have been indicated in the description, but it  is obvious 
circuit, after approximately forty seconds, also generates delayed pulses 106, 108. An ac.wacy of 8% a that other types be to produce the 
temperature range of plus 60" C. t o  minus 10' C. is 
achieved with the above listed components. Of course, it What is 'Iaimed 
is understood that other rtemperature can 1. A triggered circuit for generating am output pulse of 
,be used for even accuracy. Obviously, other 15 a predetermined duration, comprising: a semiconductor 
ponents or values of resistance, capacitance and ,the like switch having a first current blocking state and a second 
can be substituted as desired. current conducting state, controlled bias supply means 
One advantage immediately evident in the above de- for supplying a bias potential to said semiconductor switch, 
scribed circuit is that the quiescent power drain is esseil- a trigger pulse source for applying a trigger pulse to  said 
*ially zero. ~ l ~ ~ ,  because of circuit isolation, high values 20 semiconductor switch to cause said switch to change from 
of resistance may be used in the timing circuit to generate its first current blocking state to its second current conduct- 
a long time step function gate having good and ing state, a timing network connected to said semicon- 
trailing edge characteristics as well as providing delayed ductor switch and t o  said controlled bias supply means, 
said timing network being energized by the current flowing 
~ u j s e s  of either polarity which may be used, among other 25 through said semiconductor switch and producing a con- 
applications, for triggering cascade circuits. 
FIG. illustrates, by r,,eans of a voltage-time diagram, tr01 voltage a predetermined time after being energized, 
the voltages appearing a t  particular points in the circuit said control voltage being applied to said bias supply 
during its above described operation. Waveform a of means to momentarily remove the application of bias po- 
FIG. shows the trigger pulse that is applied to the tential from the semiconductor switch whereby said semi- 
electrode 26 of element 20 at the time To. Wavefom 30 conductor switch reverts to  its initial current blocking 
shows the voltage 104 that is developed across the load State. 
resistor 30 during the time that the element 20 is con- 2. The circuit of claim 1, wherein said timing network 
ducting. n i s  is also vdtage that is applied to the comprises a resistorcapacitor charging circuit and a 
timing circuit to bias the double base diode 40 and to voltage controlled discharge circuit for said capacitor 
charge the capacitor 38. The voltage Vc appearing across 35 said capacitor charges at a rate determined by the 
the capacitor 38 is shown by waveform c. At time time constants of the charging circuit until it reaches a 
voltage Vc equals the breakdown of the double predetermined voltage level and then rapidly discharges 
base diode 40 and the capacitor 38 discharges through the through the voltage controlled discharge circuit to gener- 
double base diode. Delayed pulses 106 and 108 illus- ate said 
trated by the waveforms d and are obtained at the base 40 3. The circuit of claim 1 further defined in that said 
electrodes 44, 42 of the d o u ~ e  base diode. pulse x08 timing network comprises a series resistor-capacitor charg- 
is applied to  transistor 10 to effectively remove the sup- ing circuit, a double base diode having two base elec- 
ply voltage from the element 20, thereby reducing the trodes and an emitter electrode, and a resistor connected 
voltage developed across load resistor 30 to zero at the in series with said base electrodes, said resistor and said 
time &. 46 base electrodes being connected in parallel with the charg- 
an FIG. 3 there is illustrated one suitable cascade ar- ing circuit, said emitter electrode being connected to the 
ranpment of two ultra long monostable n,ultivibrators of junction between the resistor and capacitor of the charging 
the type described in FIG. 1. A trigger source 100 ap- circuit whereby said capacitor charges at a rate determined 
plies a pulse 102 to the first multivibrator 280. dis- by the time constants of the charging circuit until said 
cussed above, this multivibrator generates a long time 50 capacitor reaches the breakdown voltage of the double 
step-function gate which may be obtained from base diode and then discharges through the double base 
its output 201. The length of this stepfunction is variable diode generating the control voltage that is applied lo  the 
and is determined by the timing circuit. A delayed output contrO1led bias 
pulse 108a which is also generated by the multivibrator 4. A triggered circuit for generating an output pulse 200 is applied to a multivibrator 300 to trigger this cir- 55 of a predetermined duration comprising a transistor switcb 
cuit. the multivibrator 308 is also of the same typ-, having an initial current blocking state and a second cur- 
as described in FIG. l, a long time step-function gate rent conducting state, a bias supply circuit for providing 
104b be obtained from its output 301. ne length a bias potential to said transistor switch, transistor control 
of pulse 1 w b  also depends on the timing constants of the means located in said bias supply circuit for momentarily 
timing circuit of multivibrator 308 and, of course, may be 60 reducing the bias potential supplied to said tranzistor 
preselected. A delayed output pulse from multivibrator switch when activated by a control voltage, a trigger pulse 
300 is then applied to the switch 302. n i s  switch may source for applying a trigger pulse to said transistor switch 
be of any suitable type, either or mechanical, to  Cause said switch to change from its initial current 
which to pass a signal applied to its input in one blocking state to its second current conducting statc, said 
state (closed) or to block this transmission in a second 65 output pulse being generated by said transistor switch 
state (open). ~h~ 108b that is to switch while it remains in its second state, a timing network en- 
382 triggers multivibrator 200 if switch 302 is in the ergized by the current flowing through said transistor 
closed state and the cascade circuit of FIG. 3 continues to switch when said switch is triggered to its second state for 
generate long time step gates at outputs 201 and 301. In producing a delayed control voltage, said timing network 
addition, as has been described, delayed negative or posi- 70 being connected to said transistor control means whereby 
tive output pulses such as pulses 106 and 108 of FIG. 1 said control voltage actuates said transistor control means 
are generated by both multivibrators 200 and 300. If the to  momentarily remove the bias potential from said train- 
switch 302 is opened, the application of the delayed output sistor switch which reverts said transistor switch back to 
pulse of multivibrator 300 to trigger multivibrator 200 is its initial current blocking state. 
blocked and only one long time step-function gate 184a 75 5. A monostable multivibrator circuit for generating am 
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output pulse of predetermined duration, said multivi- through said semiconductor switching means, said timing 
brator comprising a semiconductor element having an means being connected to said bias potential means for 
anode, cathode, and gate electrodes, said element initially momentarily reducing after a predetermined time the bias 
operating in a current blocking state, a bias supply for potential applied to said switching means thereby revert- 
applying a bias potential to the anode-cathode circuit of 6 ing said switching means from the second current con- 
the semiconductor element, a load resistor located in the ducting state to the first current blocking state. 
cathode circuit of said element, a pulse source connected 8. A monostable multivibrator for generating a pulse 
to said gate electrode for switching said element from the of predetermined duration comprising semiconductor 
initial current blocking state to a second current conduct- switching means having an initial current blocking state 
ing state, said output pulse being generated across said load 10 and a second current conducting state, means for applying 
resistor when said element is in its current conducting a bias potential to said semiconductor switching means, 
state, bias supply control means for momentaril~ nm~ving  control means connected to said bias means for momen- 
the bias potential from the anode-cathode circuit of said tarily reducing the bias potential applied to said semi- 
semiconductor element when actuated by a control signal, conductor switching means when activated by a control 
h i n g  means connected to said load resistor and energized 15 pulse, triggering means connected to said semiconductor 
by the current flowing through said semiconductor element switch for changing Qe operating mode of said semicon- 
d e n  said element is in the second current conducting ductor switching means from its first current blocking state 
state, said timing means generating a delayed control to its second current conducting state, said pulse being 
signal a predetermined time after said semiconductor ele- generated when said switch is in its second current con- 
snent is triggered by said pulse source, means connecting 20 ducting state, timing means connected to said semicon- 
said tinning means to said bias sup~ly control means ductor switching means and being energized by said gen- 
whereby the control signal is applied to said bias supply erated pulse for producing a control pulse a predetermined 
control means to momentarily remove the bias potential time after being energized, means connecting said timing 
from said anode-cathode circuit of said semiconductor ele- means to said control means whereby said control pulse 
lnent reverting said element to its initial current blocking 25 is applied to said control means to momentarily reduce 
stale. the bias potential applied to said semiconductor switching 
6. A monostable multivibrator circuit for generatirig an means thereby reverting the switching means from the 
output pulse of predetermined duration and a delayed second current conducting state to the initial current 
pulse of either polarity, comprising, a switch having an blocking state. 
anode, cathode and gate electrodes, said switch having an 30 9. A monostable multivibrator for producing a time 
initial operaling mode wherein current flow between the pulse of predetermined duration and delayed output pulses 
anodecathode electrodes of the switch is blocked and a of either polarity connprising semiconductor switching 
second operating mode wherein current flows between the means having an initial current blocking operating state 
anode-cathode electrodes, a bias supply for applying a bias and a second current conducting operating state, means 
potentid to the anode-cathode electrodes of said switch, a 35 for applying a bias potential to said semiconductor ewitch- 
load resistor located in the cathode circuit of said switch, ing means, control means connected to said bias potential 
said output pulse being generated across said load resistor means for momatarily removing the "bas potential from 
whenever said switch is in its second operating mode, said semiconductor switching means when activated by a 
a pulse source for applying a triggering pulse to the gate control pulse, trigger means connected to said semicon- 
electrode of said switch to transfer said switch from its 40 ductor switching means for changing the operating mode 
initial operating mode to its second operating mode9 a of said semiconductor switching means froIn its initial 
bias control circuit for momentarily removing the bias Po- operating state to its second operating state, said ,time pulse 
tentid from the anodecathode electrodes of said switch being generated while said switch is in its second operat- 
when actuated by a control pulse, a timing network con- h g  state, timing means actuated by said semiconductor 
nected to the load resistor and energized when said switch switching means for producing delayed output pulses of is in its second operating mode, said timing network corn- 45 either pldy, means c o n n e h g  said timing means to 
o rising a resistor-capacitor charging circuit, a double base said control means whereby one of the output delay& 
&ode having a first base electrode, a second base electrode pulses is appfied as a control pulse to said control means 
and an edt ter  electrode, and impedance means ~~nnec ted  to  mmen-y reduce the bias potential applied to said 
in series with said first and second base electrodes, said 
-conductor ~wiehinsg means thereby reverting the 
series connected impdance means and base electrodes 50 switching #]leans from its second operating state to the 
being connected in parallel with said charging circuit, said initial state. 
emitter electrode of said double base diode being con- 10. A timing circuit for producing delayed output pulses 
netted (0 the junction of the resistor and capacitor of the of IbdB. positive and negative lpolari@ comprising semicon- 
charging circuit whereby said capacitor chmges at a rate ductor switching means having an initial current blocking deternained by the time C O ~ S ~ .  of the chmging circuit " ~ m ~ g  and a second c m n t  conducting operat until the voltage of the capacitor reaches the breakdown k g  state, means for applying a bias to said semi- 
volbge of the double base diode and then discharges conductor switching means, triggering means connected through the double base diode generating a delayed OutPut to said semiconductor means for changing the pulse of either polarity at the base elec@des of the double opCTating mode of said semicon~uctor switching means base diode, and means connecting the output delayed pulse &om its initial state to fie second state, from one of the base electrodes to the bias control circuit 
for removing the bias supply from the tinning means energized by said semiconductor switching 
cathode electrodes of.said switch whereby said switch re- means whire said semiconductor switching means is in 
verts to its initial current blocking operating anode. its second operating state for producing delayed output 
,. A transistor monostable multivibrator for generating 65 pulses of either polarity, said timing means comprising a 
a pulse of predetermined duration comprising semicon- resistorcapacitor charging circuit and a double base diode 
ductor s~eh ing  means having an initial current blocking having an emitter electrode and base electrodes, a bias 
sLate and a second current conducting state, resistor and a load resistor connected to said base elec- 
applying a bias gotential to said semiconductor switching trodes of the double base diode, said base electrodes of 
means, arigger lneans connected to said switching means 70 the double base diode and said bias and load resistors 
for changing the operating mode of said switching lneans being connected in parallel with said charging circuit, said 
from the first current blocking state to its second current emitter electrode being connected to the junction between 
said pulse being generated while said the resistor and capacitor of said charging circuit whereby 
switching means remains in the second current conducting said capacitor charges when said timing means is en- 
g means ene rg id  by the current flowing 75 ergized wntil lthe voltage of said capacitor reaches the 
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breakdown voltage of said double base diode and then first triggered circuit to cause said second triggered cir- 
said capacitor discharges through the enlitter e!ectrode cuit to generate a predclermined duration output pnlse and 
of said double base diode and said load resistor, said de- said delayed output pulses; switching means ccnnected 
layed output pulses being developed at  the base electrcdes between said second triggered circuit and said first 
of said double base diode when said discharge occurs. 5 triggered circuit for controlling the application of one 
11.  A pulse generating circuit comprising a first and of s a d  delayed output pulses from said second triggered 
second triggered circuit each producing an output pulse circuit to said first triggered circuit. 
of predetermined duration and a delayed output pulse of 12. A monostable multivibrator for generating a pulse 
either polarity; each of said first and second triggered of predetermined duration indepeqdent of the duration of . 
circuit including a transistor switch having a first current 10 the pulses trigeering said monostable multivibrator com- 
blocking state and a second current conducting state, a prising a source of bias potential, a semiconductor switch 
controlled bias supply for supplying a bias voltage to said initially noncond~icting which conducts current heavily 
transistor switch, said transistor switch generating said when triggered by an incoming pulse from a pulse trigger 
predetermined duration output pulse while said switch is source, control transistor means initially in a low im- 
in its current conducting state, a timing network con- 15 pedance high conduction state located betvieen said semi- 
nected to said transistor switch and to said controlled bias conductor switch and said bias potential source for con- 
supply for producing said delayed output pulses of either trolling the application of bias potential from said 5;zs 
polarity a predetermined time after said transistor switch source to said semiconductor switch, timing means en- 
changes from its first current blocking state to its second ergized by the current flowing through said semiconduc- 
current conducting state, one of said delayed output pulses 213 tor switch while said switch conducts heavily for produc- 
being applied to the bias supply to  control said bias sup- ing a delayed pulse, said timing means being connected 
ply whereby the bias potential applied t o  said transistor to said control transistor means whereby said delayed 
switch is momentarily removed from said transistor switch pulse is applied to raid control transistor means to  mo- 
and said transistor switch reverts to  its initial current block- mentarily reduce the current conduction of said control 
ing state; a tripger pulse source for applying a trigger pulse 25 transistor means. 
to said first triggered circuit to  cause said first triggered 
circuit to  generate a predetermined duration output pulse References Cited in the file of this patent 
and said delayed output pulses; said first triggered circuit U N I T E D  S T A T E S  P A T E N T S  
being connected to said second triggered circuit whereby 
one of said delayed output pulses is coupled from said 30 3,018,392 Jones et al. ------------- Jan. 23, 1962 
